
INTEGRATED CIRCUITS



Product specification Supersedes data of 1996 Oct 21 File under Integrated Circuits, IC12 1997 Apr 04



CONTEN	TS	10.1	New instructions
1	FEATURES	10.2 10.3	Icon control IM
2	APPLICATIONS	10.4	IB
3	GENERAL DESCRIPTION	10.5	Normal/Icon mode operation
4		10.6	Screen configuration
		10.7	Display configuration
5	BLOCK DIAGRAM	10.8 10.9	TC1, TC2 Set V _{LCD}
6	PINNING	10.3	Reducing current consumption
7	PIN FUNCTIONS	11	INTERFACE TO MICROCONTROLLER
8	FUNCTIONAL DESCRIPTION		(PARALLEL INTERFACE)
8.1	LCD supply voltage generator	12	INTERFACE TO MICROCONTROLLER
8.2	Programming ranges		(I ² C-BUS INTERFACE)
8.3 8.4	LCD bias voltage generator Oscillator	12.1	Characteristics of the I ² C-bus
8.4 8.5	External clock	12.2	I ² C-bus protocol
8.6	Power-on reset	12.3	Definitions
8.7	Power-down mode	13	LIMITING VALUES
8.8	Registers	14	HANDLING
8.9	Busy Flag	15	DC CHARACTERISTICS
8.10 8.11	Address Counter (AC) Display Data RAM (DDRAM)	16	AC CHARACTERISTICS
8.12	Character Generator ROM (CGROM)	17	TIMING CHARACTERISTICS
8.13	Character Generator RAM (CGRAM)	18	APPLICATION INFORMATION
8.14	Cursor control circuit	18.1	8-bit operation, 1-line display using internal
8.15 8.16	Timing generator LCD row and column drivers	10.1	reset
8.17	Reset function	18.2	4-bit operation, 1-line display using internal
9	INSTRUCTIONS		reset
9.1	Clear display	18.3	8-bit operation, 2-line display
9.2	Return home	18.4	I ² C operation, 1-line display
9.3	Entry mode set	19	BONDING PAD LOCATIONS
9.3.1	I/D	20	PACKAGE OUTLINE
9.3.2	S	21	SOLDERING
9.4 9.4.1	Display control (and partial power-down mode)	21.1	Introduction
9.4.1	C	21.2	Reflow soldering
9.4.3	В	21.3	Wave soldering
9.5	Cursor/display shift	21.4	Repairing soldered joints
9.6	Function set	22	DEFINITIONS
9.6.1	DL (parallel mode only)	23	LIFE SUPPORT APPLICATIONS
9.6.2	M	24	PURCHASE OF PHILIPS I ² C COMPONENTS
9.6.3	H		
9.7	Set CGRAM address		
9.8	Set DDRAM address		
9.9 9.10	Read busy flag and address Write data to CGRAM or DDRAM		
9.10 9.11	Read data from CGRAM or DDRAM		
10	EXTENDED FUNCTION SET INSTRUCTIONS AND FEATURES		BUS

PCF2113x

1 FEATURES

- Single-chip LCD controller/driver
- 2-line display of up to 12 characters + 120 icons, or 1-line display of up to 24 characters + 120 icons
- 5 × 7 character format plus cursor; 5 × 8 for kana (Japanese syllabary) and user defined symbols
- Icon mode: reduced current consumption while displaying icons only⁽¹⁾
- Icon blink function
- On-chip:
 - generation of LCD supply voltage, programmable by instruction (external supply also possible)
 - temperature compensation of on-chip generated
 V_{LCD}: -8 to -12 mV/K at 5.0 V
 (programmable by instruction)
 - generation of intermediate LCD bias voltages
 - oscillator requires no external components (external clock also possible)
- Display data RAM: 80 characters
- Character generator ROM: 240, 5×8 characters
- Character generator RAM: 16, 5 × 8 characters;
 3 characters used to drive 120 icons, 6 characters used if icon-blink feature is used in application
- 4 or 8-bit parallel bus and 2-wire I²C-bus interface
- CMOS compatible
- 18 row, 60 column outputs
- (1) Icon mode is used to save current. When only icons are displayed, a much lower operating voltage V_{LCD} can be used and the switching frequency of the LCD outputs is reduced. In most applications it is possible to use V_{DD} as V_{LCD} . Never use the voltage generator in icon mode.

- MUX rates 1 : 18 (for normal operation) and 1 : 2 (for icon-only mode)
- Uses common 11 code instruction set (extended)
- Logic supply voltage range, $V_{DD} V_{SS} = 1.8$ to 4.0 V (up to 5.5 V if external V_{LCD} is used); chip may be driven with two battery cells
- Display supply voltage range, $V_{LCD} V_{SS} = 2.2$ to 6.5 V
- Very low current consumption (20 to 200 μA):
 - icon mode: <25 μA
 - power-down mode: <2.5 μA.

2 APPLICATIONS

- Telecom equipment
- Portable instruments
- Point-of-sale terminals.

3 GENERAL DESCRIPTION


The PCF2113x is a low power CMOS LCD controller and driver, designed to drive a dot matrix LCD display of 2 line by 12 and 1 line by 24 characters with 5×8 dot format. All necessary functions for the display are provided in a single chip, including on-chip generation of LCD bias voltages, resulting in a minimum of external components and lower system current consumption. The PCF2113x interfaces to most microcontrollers via a 4 or 8-bit bus or via the 2-wire l²C-bus. The chip contains a character generator and displays alphanumeric and kana (Japanese) characters. Three character sets (A, D and E) are currently available (see Figs 7, 8 and 9). Various other character sets can be manufactured on request.

TYPE NUMBER		PACKAGE	
	NAME	DESCRIPTION	VERSION
PCF2113AU/10/F2	_	chip on flexible film carrier	_
PCF2113DU/10/F2	_	chip on flexible film carrier	_
PCF2113DU/F2	-	chip in tray	-
PCF2113DH/F2	LQFP100	plastic low profile quad flat package; 100 leads; body $14 \times 14 \times 1.4$ mm	SOT407-1
PCF2113EU/2/F2	_	chip with bumps in tray	_

4 ORDERING INFORMATION

PCF2113x

5 BLOCK DIAGRAM



PCF2113x

6 PINNING


SYMBOL	PIN	ТҮРЕ	DESCRIPTION
V _{DD1}	1	Р	supply voltage for all except high voltage generator
OSC	2	I	oscillator/external clock input
PD	3	I	power-down pad input
T1	4	I	test pad (connected to V _{SS})
V _{SS1}	5	Р	ground for all except high voltage generator
V _{SS2}	6	Р	ground for high voltage generator
V _{LCD2}	7	0	V _{LCD} output; note 1
V _{LCD1}	8	I	V _{LCD} input; note 2
R9 to R16	9 to 16	0	LCD row driver outputs 9 to 16
R18	17	0	LCD row driver output 18
C60 to C1	18 to 77	0	LCD column driver outputs 60 to 1
R8 to R1	78 to 85	0	LCD row driver outputs 8 to 1
R17	86	0	LCD row driver output 17
SCL	87	I	I ² C serial clock input
SDA	88	I/O	I ² C serial data input/output
E	89	I	data bus clock input
RS	90	I	register select input
R/W	91	I	read/write input
DB7	92	I/O	1 bit of 8-bit bidirectional data bus
DB6	93	I/O	1 bit of 8-bit bidirectional data bus
DB5	94	I/O	1 bit of 8-bit bidirectional data bus
DB4	95	I/O	1 bit of 8-bit bidirectional data bus
DB3/SA0	96	I/O	1 bit of 8-bit bi-directional data bus/I ² C address pin
DB2	97	I/O	1 bit of 8-bit bidirectional data bus
DB1	98	I/O	1 bit of 8-bit bidirectional data bus
DB0	99	I/O	1 bit of 8-bit bidirectional data bus
V _{DD2}	100	Р	supply voltage for high voltage generator; note 3

Notes

1. This is the V_{LCD} output pin, if V_{LCD} is generated internally and has to be connected to V_{LCD1}. If V_{LCD1} is generated externally, V_{LCD2} has to be left open or connected to ground.

2. This is the voltage used for the generation of LCD bias levels.

3. This is the supply for the high voltage generator. If V_{LCD} is generated externally, connect V_{DD2} to V_{SS} .



PCF2113x

7 PIN FUNCTIONS

NAME	FUNCTION	DESCRIPTION
RS	register select	RS selects the register to be accessed for read and write when the device is controlled by the parallel interface. There is an internal pull-up on this pin.
		RS = logic 0 selects the instruction register for write and the Busy Flag and Address Counter for read.
		RS = logic 1 selects the data register for both read and write.
R/W	read/write	R/\overline{W} selects either the read (R/\overline{W} = logic 1) or write (R/\overline{W} = logic 0) operation when the device is controlled by the parallel interface. There is an internal pull-up on this pin.
E	data bus clock	The E pin is set HIGH to signal the start of a read or write operation when the device is controlled by the parallel interface. Data is clocked in or out of the chip on the negative edge of the clock. Note that this pin must be tied to logic 0 (V_{SS}) when I ² C-bus control is used.
DB7 to DB0	data bus	The parallel interface of the device. This bi-directional, 3-state data bus transfers data between the system controller and the PCF2113x. There is an internal pull-up on each of the data lines.
		DB7 to DB0 must be connected to V_{DD} or left open circuit when I ² C-bus control is used. Note that DB3 shares the same pin as SA0.
		In 4-bit operations only DB7 to DB4 are used, and DB3 to DB0 must be left open circuit. See note 1.
		DB7 may be used as the Busy Flag, signalling that internal operations are not yet completed.
C1 to C60	column driver outputs	These pins output the data for columns.
R1 to R18	row driver outputs	These pins output the row select waveforms to the display. R17 and R18 drive the icons.
V _{LCD}	LCD power supply	Positive power supply for the liquid crystal display. This may be generated on-chip or supplied externally.
OSC	oscillator	When the on-chip oscillator is used this pin must be connected to V_{DD} . An external clock signal, if used, is input at this pin.
SCL	serial clock line	Input for the I ² C-bus clock signal.
		SCL must be connected to V_{SS} or V_{DD} when the parallel interface is used.
SDA	serial data line	I/O for the I ² C-bus data line.
		SDA must be connected to V_{SS} or V_{DD} when the parallel interface is used.
SA0	address pin	The hardware sub-address line is used to program the device sub-address for two different PCF2113xs on the same I ² C bus. Note that SA0 shares the same pin as DB3.
T1	test pad	T1 must be connected to V _{SS} and is not user accessible.
PD	power-down pad	PD selects chip power-down mode. For normal operation PD = logic 0.

Note

1. If the 4-bit interface is used without reading out from the PCF2113x (i.e. R/W is set permanently to logic 0), the unused ports DB0 to DB3 can either be set to V_{SS} or V_{DD} instead of leaving them open.

PCF2113x

8 FUNCTIONAL DESCRIPTION (see Fig.1)

8.1 LCD supply voltage generator

The LCD supply voltage may be generated on-chip. The voltage generator is controlled by two internal 6-bit registers, V_A and V_B . The nominal LCD operating voltage at room temperature is given by the relationships:

V_{OP(nom)} = [(integer value of register) × 0.08 + 1.9] V

8.2 Programming ranges ($T_{ref} = 27 \ ^{\circ}C$)

Programmed value range: 1 to 63. Voltage range: 1.90 to 6.84 V.

Values producing more than 6.5 V at operating

temperature are not allowed. Operation above this voltage may damage the device. When programming the operating voltage the V_{LCD} temperature coefficient must be taken into account.

Values below 2.2 V are below the specified operating range of the chip and are therefore not allowed.

Value 0 for V_A and V_B switches the generator off.

Usually register V_A is programmed with the voltage for character mode and register V_B with the voltage for icon mode. V_B must be programmed to FF in character mode and V_A must be programmed to 00 in icon mode.

When V_{LCD} is generated on-chip the V_{LCD} pins should be decoupled to V_{SS} with a suitable capacitor. The generated V_{LCD} is independent of V_{DD} and is temperature compensated. When the generator is switched off an external voltage may be supplied at connected pins $V_{LCD1,2}$. $V_{LCD1,2}$ may be higher or lower than V_{DD} if external V_{LCD} is used. If internally generated it must not be lower than V_{DD} and $V_{DD} \leq 4V$.

8.3 LCD bias voltage generator

The intermediate bias voltages for the LCD display are also generated on-chip. This removes the need for an external resistive bias chain and significantly reduces the system current consumption. The optimum value of V_{LCD} depends on the multiplex rate, the LCD threshold voltage (V_{th}) and the number of bias levels and is given by the relationships given in Tables 1 and 2. Using a 5-level bias scheme for 1 : 18 maximum rate allows V_{LCD} < 5 V for most LCD liquids.

Table 1	Optimum/maximum values for V_{OP} (off pixels start darkening; $V_{off} = V_{th}$)	
---------	---	--

MUX RATE	NUMBER OF LEVELS	V _{on} /V _{th}	V _{OP} /V _{th}	V _{OP} (typical; for V _{th} = 1.4 V)
1 : 18	5	1.272	3.7	5.2 V
1:2	3	2.236	2.283	3.9 V

Table 2 Minimum values for V_{OP} (on pixels clearly visible; $V_{on} > V_{th}$)

MUX RATE	NUMBER OF LEVELS	V _{on} /V _{th}	V _{OP} /V _{th}	V _{OP} (typical; for V _{th} = 1.4 V)
1:18	5	1.12	3.2	4.6 V
1:2	3	1.2	1.5	2.1 V

8.4 Oscillator

The on-chip oscillator provides the clock signal for the display system. No external components are required and the OSC pin must be connected to V_{DD} .

8.5 External clock

If an external clock is to be used this is input at the OSC pin. The resulting display frame frequency is given by

 $f_{frame} = \frac{f_{OSC}}{3\,072}$

Only in the power-down state is the clock allowed to be stopped (OSC connected to V_{ss}), otherwise the LCD is frozen in a DC state.

8.6 Power-on reset

The on-chip power-on reset block initializes the chip after power-on or power failure. This is a synchronous reset and requires 3 OSC cycles to be executed.

PCF2113x

8.7 Power-down mode

The chip can be put into power-down mode where all static currents are switched off (no internal oscillator, no bias level generation, all LCD-outputs are internally connected to V_{SS}) when PD = logic 1.

During power-down, the whole chip is reset and will restart with a clear display after power-down. Therefore, the whole chip has to be initialized after a power-down as after initial power- up.

The device should be put into 'display off' mode (instruction 'Display control') before putting the chip in power-down mode, otherwise the LCD output voltages are not defined.

8.8 Registers

The PCF2113x has two 8-bit registers, an Instruction Register (IR) and a Data Register (DR). The Register Select signal (RS) determines which register will be accessed. The instruction register stores instruction codes such as 'Display clear' and 'Cursor shift', and address information for the Display Data RAM (DDRAM) and Character Generator RAM (CGRAM). The instruction register can be written from but not read by the system controller. The data register temporarily stores data to be read from the DDRAM and CGRAM. When reading, data from the DDRAM or CGRAM corresponding to the address in the instruction register is written to the data register prior to being read by the 'Read data' instruction.

8.9 Busy Flag

The Busy Flag indicates the free/busy status of the PCF2113x. Logic 1 indicates that the chip is busy and further instructions will not be accepted. The Busy Flag is output to pin DB7 when RS = logic 0 and R/\overline{W} = logic 1. Instructions should only be written after checking that the Busy Flag is logic 0 or waiting for the required number of cycles.

8.10 Address Counter (AC)

The Address Counter assigns addresses to the DDRAM and CGRAM for reading and writing and is set by the instructions 'Set CGRAM address' and 'Set DDRAM address'. After a read/write operation the Address Counter is automatically incremented or decremented by 1. The Address Counter contents are output to the bus (DB6 to DB0) when RS = logic 0 and R/W = logic 1.

8.11 Display Data RAM (DDRAM)

The DDRAM stores up to 80 characters of display data represented by 8-bit character codes. RAM locations which are not used for storing display data can be used as general purpose RAM. The basic DDRAM-to-display mapping is shown in Fig.3. With no display shift the characters represented by the codes in the first 24 RAM locations starting at address 00 in line 1 are displayed. Figures 4 and 5 show the display mapping for right and left shift respectively.

When data is written to or read from the DDRAM wrap-around occurs from the end of one line to the start of the next line. When the display is shifted each line wraps around within itself, independently of the others. Thus all lines are shifted and wrapped around together. The address ranges and wrap- around operations for the various modes are shown in Table 3.

Table 3	Address sp	ace and wra	p-around op	eration

MODE	1 × 24	2 × 12
address space	00 to 4F	00 to 27; 40 to 67
read/write wrap-around (moves to next line)	4F to 00	27 to 40; 67 to 00
display shift wrap-around (stays within line)	4F to 00	27 to 00; 67 to 40

8.12 Character Generator ROM (CGROM)

The Character Generator ROM (CGROM) generates 240 character patterns in 5×8 dot format from 8-bit character codes. Figures 7, 8 and 9 show the character sets that are currently implemented.

8.13 Character Generator RAM (CGRAM)

Up to 16 user defined characters may be stored in the Character Generator RAM (CGRAM). Some CGRAM characters (see Fig.17) are also used to drive icons (6 if icons blink and both icon rows are used in application; 3 if no blink but both icon rows are used in application; 0 if no icons are driven by the icon rows). The CGROM and CGRAM use a common address space, of which the first column is reserved for the CGRAM (see Fig.7). Figure 10 shows the addressing principle for the CGRAM.

PCF2113x

8.14 Cursor control circuit

The cursor control circuit generates the cursor (underline and/or cursor blink as shown in Fig.6) at the DDRAM address contained in the Address Counter. When the Address Counter contains the CGRAM address the cursor will be inhibited.


8.15 Timing generator


The timing generator produces the various signals required to drive the internal circuitry. Internal chip operation is not disturbed by operations on the data buses.


8.16 LCD row and column drivers


The PCF2113x contains 18 row and 60 column drivers, which connect the appropriate LCD bias voltages in sequence to the display in accordance with the data to be displayed. R17 and R18 drive the icon rows.

The bias voltages and the timing are selected automatically when the number of lines in the display is selected. Figures 11, 12 and 13 show typical waveforms. Unused outputs should be left unconnected.









lower 4 bits	upper 4 bits	0000	0001	0010		0100		0110	0111			1010	1011	1100	1101	1110	1111
хххх	0000	1						•						.			
хххх	0001	2							·:::						÷		
хххх	0010	3		::								ľ	· ·	i i i			
хххх	0011	4					:	:	·						÷	:	
хххх	0100	5			4				.			•••		.		.	
xxxx	0101	6															
xxxx	0110	7							<u>ن</u> .:					••••			
хххх	0111	8			:					÷							
xxxx	1000	9		Ľ.					:::		••						
xxxx	1001	10					٠•		·i			-				:	•
xxxx	1010	11	÷	:	:: ::												
xxxx	1011	12	:	•••••	:			Ь.			÷	:					
хххх	1100	13		:							-	*				÷.	
хххх	1101	14		•••••										••••			
xxxx	1110	15					·**•	F"1	··						•••		
xxxx	1111	16			•			::	÷.				•]				

Fig.7 Character set 'A' in CGROM: PCF2113A.

	upper 4 bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	0000	1						•						…	: ::	Ģ	
XXXX	0001	2							·:::						1:	•	
хххх	0010	3		::													
xxxx	0011	4					•••••	:	•								
XXXX	0100	5							·						4:		
xxxx	0101	6										÷:					
xxxx	0110	7							<u>ن</u> ا						.		
хххх	0111	8	::::	:						: <u>.</u>							
хххх	1000	9															
хххх	1001	10							••			֥					
хххх	1010	11		:	:: ::							•••					
хххх	1011	12	:		::							••••					-
хххх	1100	13		:						Î							
хххх	1101	14		•••••								÷		::::	•••••		
хххх	1110	15					·**•	F"1				₽					
хххх	1111	16										• • •					

Fig.8 Character set 'D' in CGROM: **PCF2113D**.

PCF2113x

lower 4 bits	upper 4 bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx	0000	1														÷	
xxxx	0001	2				•											·:::
хххх	0010	3					÷										
xxxx	0011	4				·	` ;;`								:	:	·
xxxx	0100	5				Τ.			÷				4				Ť
xxxx	0101	6		•		:		÷		÷							
xxxx	0110	7				::: : :	T										Ņ
xxxx	0111	8				::::	·		··		Ŧ	:	:			•	
xxxx	1000	9				* *			÷								
xxxx	1001	10			1.										Ŧ		·
xxxx	1010	11									••••	:	:: ::				
хххх	1011	12				E:							:	K.			
xxxx	1100	13				•••			•*** [*]			:					
xxxx	1101	14							.".			•••••					
xxxx	1110	15	· .	ŀ		÷			•			:					
xxxx	1111	16		•													

Fig.9 Character set 'E' in CGROM: PCF2113E.

PCF2113x

		cha (D[racte DRA								GRA ddre					chara (CG	cter pa RAM		S				acter RAM		
	6 high orde bits	er	4	3	c	1 ower order bits			5 high orde bits	er	3	(1 ower order bits		higher ← order bits	4 3	lov	1 wer der – bits			4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0		0 0 0 0 0 0		0 0 0 0		character pattern example 1 cursor position	1 1 1 1 1 1 0	1 0 1 0 0 0	1 0 1 1 0 0 0	1 0 1 0 1 0 0	0 1 0 0 1 0
0	0	0	0	0	0	0	1	0	0	0	1	0 0 0 1 1 1	0 0 1 0 0 1	0 1 0 1 0 1		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		0 0 0		character pattern example 2	1 0 1 0 1 0 0	0 1 0 1 0 0 0	0 1 1 1 1 0	0 1 0 1 0 0 0	1 0 1 0 1 0 0
0	0	0	0	0	0	1	0	0	0	1	0	0 0	0 0	0 1										MG	E995
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	0 0 1	0 1 0 1											


Character code bits 0 to 3 correspond to CGRAM address bits 3 to 6.


CGRAM address bits 0 to 2 designate the character pattern line position. The 8^{th} line is the cursor position and display is performed by logical OR with the cursor. Data in the 8^{th} position will appear in the cursor position.


Character pattern column positions correspond to CGRAM data bits 0 to 4, as shown in this figure.

CGRAM character patterns are selected when character code bits 4 to 7 are all logic 0. CGRAM data = logic 1 corresponds to selection for display. Only bits 0 to 5 of the CGRAM address are set by the 'set CGRAM address' instruction. Bit 6 can be set using the 'set DDRAM address' instruction in the valid address range or by using the auto-increment feature during CGRAM write. All bits 0 to 6 can be read using the 'Read busy flag and address' instruction.

Fig.10 Relationship between CGRAM addresses and data and display patterns.







PCF2113x

8.17 Reset function

The PCF2113x automatically initializes (resets) when power is turned on. The chip executes a reset sequence, requiring 165 OSC cycles. After the reset the chip's functions are in the states shown in Table 4.

Table 4State after reset

STEP	FUNCTION	RESET STATE (BIT/REGISTER)	RESET STATE (DESCRIPTION)
1	clear display		
2	entry mode set	I/D = 1	+1 (increment)
		S = 0	no shift
3	display control	D = 0	display off
		C = 0	cursor off
		B = 0	cursor character blink off
4	function set	DL = 1	8-bit interface
		M = 0	1-line display
		H = 0	normal instruction set
5		he Busy Flag (BF) indicates the busy chip may also be initialized by softwa	
6	icon control	IM, IB = 00	icons/icon blink disabled
7	display/screen configuration	L, P, Q = 000	default configurations
8	V _{LCD} temperature coefficient	TC1, TC2 = 00	default temperature coefficient
9	set V _{LCD}	$V_A, V_B = 0$	V _{LCD} generator off
10	I ² C-bus interface reset		

PCF2113x

9 INSTRUCTIONS

Only two PCF2113x registers, the Instruction Register (IR) and the Data Register (DR) can be directly controlled by the microcontroller. Before internal operation, control information is stored temporarily in these registers, to allow interface to various types of microcontrollers which operate at different speeds or to allow interface to peripheral control ICs.

The format for instructions when I²C-bus control is used is shown in Table 5. The PCF2113x operation is controlled by the instructions shown in Table 6, which also gives execution times in clock cycles. Details are explained in subsequent sections.

Instructions are of 4 types, those that:

- 1. Designate PCF2113x functions such as display format, data length, etc.
- 2. Set internal RAM addresses
- 3. Perform data transfer with internal RAM
- 4. Others.

Table 5 Instruction format for I²C-bus instructions

ed is During internal operation, no instruction other than the 'Read busy flag and address' instruction will be executed. Because the Busy Flag is set to logic 1 while an instruction is being executed, check to make sure it is on logic 0 before sending the next instruction or wait for the maximum instruction execution time, as given in Table 6.

In normal use, category 3 instructions are used most

(or decrementing by 1) of internal RAM addresses after

each data write lessens the microcontroller program load.

concurrently with display data write, enabling the designer

An instruction sent while the Busy Flag is logic 1 will not be

frequently. However, automatic incrementing by 1

The display shift in particular can be performed

programming efficiency.

executed.

to develop systems in minimum time with maximum

	CONTROL BYTE ⁽¹⁾								COMMAND BYTE							
Со	RS	0	0	0	0	0	0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	

Note

1. R/\overline{W} is set together with the slave address.

INSTRUCTION	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DESCRIPTION	REQUIRED CLOCK CYCLES
H = 0 or 1	•	•	•	•	•	•		•	•	•		
NOP	0	0	0	0	0	0	0	0	0	0	no operation	3
Function set	0	0	0	0	1	DL	0	М	0	Н	sets interface Data Length (DL) and number of display lines (M); extended instruction set control (H)	3
Read busy flag and address	0	1	BF				A _C				reads the Busy Flag (BF) indicating internal operating is being performed and reads Address Counter contents	0
Read data	1	1				read	data				reads data from CGRAM or DDRAM	3
Write data	1	0				write	data				writes data from CGRAM or DDRAM	3
H = 0												
Clear display	0	0	0	0	0	0	0	0	0	1	clears entire display and sets DDRAM address 0 in Address Counter	165
Return home	0	0	0	0	0	0	0	0	1	0	sets DDRAM address 0 in Address Counter; also returns shifted display to original position; DDRAM contents remain unchanged	3
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	sets cursor move direction and specifies shift of display; these operations are performed during data write and read	3
Display control	0	0	0	0	0	0	1	D	С	В	sets entire display on/off (D), cursor on/off (C) and blink of cursor position character (B); $D = 0$ (display off) puts chip into power-down mode	3
Cursor/display shift	0	0	0	0	0	1	S/C	R/L	0	0	moves cursor and shifts display without changing DDRAM contents	3
Set CGRAM address	0	0	0	1			A	CG			sets CGRAM address; bit 6 is to be set by the instruction 'Set DDRAM address'; look at the description of the instructions	3
Set DDRAM address	0	0	1						sets DDRAM address	3		

21

Product specification

PCF2113x

Philips Semiconductors

1997 Apr 04

1997 Apr 04

INSTRUCTION	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DESCRIPTION	REQUIRED CLOCK CYCLES
H = 1	•			•		•	•			•		
Reserved	0	0	0	0	0	0	0	0	0	1	do not use	_
Screen configuration	0	0	0	0	0	0	0	0	1	L	set screen configuration	3
Display configuration	0	0	0	0	0	0	0	1	Р	Q	set display configuration	3
Icon control	0	0	0	0	0	0	1	IM	IB	0	set icon mode (IM), icon blink (IB)	3
Temperature control	0	0	0	0	0	1	0	0	TC1	TC2	set temperature coefficient (TCx)	3
Reserved	0	0	0	1	X ⁽¹⁾	do not use	-					
Set V _{LCD}	0	0	1	V			volt	age			store V_{LCD} in register V_A or V_B (V)	3

Note

1. X = don't care.

22

Philips Semiconductors

LCD controller/driver

PCF2113x

Product specification


PCF2113x


BIT	0	1
I/D	decrement	increment
S	display freeze	display shift
D	display off	display on
С	cursor off	cursor on
В	cursor character blink off: character at cursor position does not blink	cursor character blink on: character at cursor position blinks
S/C	cursor move	display shift
R/L	left shift	right shift
DL	4 bits	8 bits
Н	use basic instruction set	use extended instruction set
L (no impact, if M = 1)	left/right screen: standard connection (as in PCF2114); 1st 12 characters of 24: columns are from 1 to 60 2nd 12 characters of 24: columns are from 1 to 60	left/right screen: mirrored connection (as in PCF2116); 1st 12 characters of 24: columns are from 1 to 60 2nd 12 characters of 24: columns are from 60 to 1
Р	column data: left to right (as in PCF2116); column data is displayed from 1 to 60	column data: right to left; column data is displayed from 60 to 1
Q	row data: top to bottom (as in PCF2116); row data is displayed from 1 to 16 and icon row data is in 17 and 18	row data: bottom to top; row data is displayed from 16 to 1 and icon row data is in 18 and 17
IM	character mode; full display	icon mode; only icons displayed
IB	icon blink disabled	icon blink enabled
V	set V _A	set V _B
М	1-line by 24 display	2-line by 12 display
C ₀	last control byte; see Table 5	another control byte follows after data/instruction

Table 7	Explanations of symbols used in Table 6


 Table 8
 Explanation of TC1 and TC2 used in Table 6

TC1	TC2	DESCRIPTION
0	0	V _{LCD} temperature coefficient 0
1	0	V _{LCD} temperature coefficient 1
0	1	V _{LCD} temperature coefficient 2
1	1	V _{LCD} temperature coefficient 3; for ranges for TC see Chapter 15





PCF2113x



9.1 Clear display

'Clear display' writes character code 20 (hexadecimal) into all DDRAM addresses (the character pattern for character code 20 must be blank pattern), sets the DDRAM Address Counter to logic 0 and returns display to its original position if it was shifted. Thus, the display disappears and the cursor or blink position goes to the left edge of the display. Sets entry mode I/D = logic 1 (increment mode). S of entry mode does not change.

The instruction 'Clear display' requires extra execution time. This may be allowed by checking the Busy Flag (BF) or by waiting until the 165 clock cycles have elapsed. The latter must be applied where no read-back options are foreseen, as in some Chip-On-Glass (COG) applications.

9.2 Return home

'Return home' sets the DDRAM Address Counter to logic 0 and returns display to its original position if it was shifted. DDRAM contents do not change. The cursor or blink position goes to the left of the first display line. I/D and S of entry mode do not change.

9.3 Entry mode set

9.3.1 I/D

When I/D = logic 1 (0) the DDRAM or CGRAM address increments (decrements) by 1 when data is written into or read from the DDRAM or CGRAM. The cursor or blink position moves to the right when incremented and to the left when decremented. The cursor underline and cursor character blink are inhibited when the CGRAM is accessed.

9.3.2 S

When S = logic 1, the entire display shifts either to the right (I/D = logic 0) or to the left (I/D = logic 1) during a DDRAM write. Thus it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DDRAM, or when writing into or reading out of the CGRAM. When S = logic 0 the display does not shift.

PCF2113x

9.4 Display control (and partial power-down mode)

9.4.1 D

The display is on when D = logic 1 and off when D = logic 0. Display data in the DDRAM are not affected and can be displayed immediately by setting D to logic 1.

When the display is off (D = logic 0) the chip is in partial power-down mode:

- The LCD-outputs are connected to V_{SS}
- The LCD generator and bias generator are turned off.

3 OSC cycles are required after sending the 'Display off' instruction to ensure all outputs are at V_{SS}, afterwards OSC can be stopped. If the oscillator is running during partial power-down mode ('Display off') the chip can still execute instructions. Even lower current consumption is obtained by inhibiting the oscillator (OSC = V_{SS}).

To ensure $I_{DD} < 1 \ \mu A$ the parallel bus pins DB7 to DB0 should be connected to V_{DD} ; RS, R/W, to V_{DD} or left open and PD to V_{DD} . Recovery from power-down mode: PD back to logic 0, if necessary OSC back to V_{DD} , send a 'Display control' instruction with D = logic 1.

9.4.2 C

The cursor is displayed when C = logic 1 and inhibited when C = logic 0. Even if the cursor disappears, the display functions I/D, etc. remain in operation during display data write. The cursor is displayed using 5 dots in the 8th line (see Fig.6).

9.4.3 B

The character indicated by the cursor blinks when B = logic 1. The cursor character blink is displayed by switching between display characters and all dots on with

a period of approximately 1 s, with $f_{BLINK} = \frac{f_{OSC}}{52224}$

The cursor underline and the cursor character blink can be set to display simultaneously.

9.5 Cursor/display shift

'Cursor/display shift' moves the cursor position or the display to the right or left without writing or reading display data. This function is used to correct a character or move the cursor through the display. In 2-line displays, the cursor moves to the next line when it passes the last position (40) of the line. When the displayed data is shifted repeatedly all lines shift at the same time; displayed characters do not shift into the next line. The Address Counter (AC) content does not change if the only action performed is shift display, but increments or decrements with the 'cursor shift'.

9.6 Function set

9.6.1 DL (PARALLEL MODE ONLY)

Sets interface data width. Data is sent or received in bytes (DB7 to DB0) when DL = logic 1 or in two nibbles (DB7 to DB4) when DL = logic 0. When 4-bit width is selected, data is transmitted in two cycles using the parallel bus. In a 4-bit application DB3 to DB0 should be left open (internal pull-ups). Hence in the first 'Function set' instruction after power-on N and H are set to logic 1. A second 'Function set' must then be sent (2 nibbles) to set N and H to their required values.

'Function set' from I²C-interface sets the DL bit to logic 1.

9.6.2 M

Chooses either 1-line by 24 display (M = 0) or 2-line by 12 display (M = 1).

9.6.3 H

When H = logic 0 the chip can be programmed via the standard 11 instruction codes used in the PCF2116 and other LCD controllers.

When H = logic 1 the extended range of instructions will be used. These are mainly for controlling the display configuration and the icons.

9.7 Set CGRAM address

'Set CGRAM address' sets bits 5 to 0 of the CGRAM address (A_{CG} in Table 6) into the Address Counter (binary A[5] to A[0]).

Data can then be written to or read from the CGRAM.

Attention: the CGRAM address uses the same address register as the DDRAM address and consists of 7 bits (binary A[6] to A[0]). With the 'Set CGRAM address' instruction, only bits 5 down to 0 are set. Bit 6 can be set using the 'Set DDRAM address' instruction first, or by using the auto-increment feature during CGRAM write. All of bits 6 to 0 can be read using the 'Read busy flag and address' instruction.

When writing to the lower part of the CGRAM, make sure that bit 6 of the address is not set (e.g. by an earlier DDRAM write or read action).

PCF2113x

9.8 Set DDRAM address

'Set DDRAM address' sets the DDRAM address (A_{DD} in Table 6) into the Address Counter (binary A[6] to A[0]). Data can then be written to or read from the DDRAM.

9.9 Read busy flag and address

'Read busy flag and address' reads the Busy Flag (BF) and Address Counter (AC). BF = logic 1 indicates that an internal operation is in progress. The next instruction will not be executed until BF = logic 0, so BF should be checked before sending another instruction.

At the same time, the value of the Address Counter expressed in binary A[6] to A[0] is read out. The Address Counter is used by both CGRAM and DDRAM, and its value is determined by the previous instruction.

9.10 Write data to CGRAM or DDRAM

'Write data' writes binary 8-bit data D[7] to D[0] to the CGRAM or the DDRAM.

Whether the CGRAM or DDRAM is to be written into is determined by the previous 'Set CGRAM address' or 'Set DDRAM address' instruction. After writing, the address automatically increments or decrements by 1, in accordance with the entry mode. Only bits D[4] to D[0] of CGRAM data are valid, bits D[7] to D[5] are 'don't care'.

9.11 Read data from CGRAM or DDRAM

'Read data' reads binary 8-bit data D[7] to D[0] from the CGRAM or DDRAM.

The most recent 'Set address' instruction determines whether the CGRAM or DDRAM is to be read.

The 'Read data' instruction gates the content of the Data Register (DR) to the bus while E is high. After E goes low again, internal operation increments (or decrements) the AC and stores RAM data corresponding to the new AC into the DR.

Note: the only three instructions that update the Data Register (DR) are:

- 'Set CGRAM address'
- 'Set DDRAM address'
- 'Read data' from CGRAM or DDRAM.

Other instructions (e.g. 'Write data', 'Cursor/display shift', 'Clear display', 'Return home') do not modify the data register content.

10 EXTENDED FUNCTION SET INSTRUCTIONS AND FEATURES

10.1 New instructions

H = logic 1 sets the chip into alternate instruction set mode.

10.2 Icon control

The PCF2113x can drive up to 120 icons. See Fig.17 for CGRAM to icon mapping.

10.3 IM

When IM = logic 0 the chip is in character mode. In character mode characters and icons are driven (MUX 1 : 18). The V_{LCD} generator, if used, produces the V_{LCD} voltage programmed in register V_A .

When IM = logic 1 the chip is in icon mode. In icon mode only the icons are driven (MUX 1 : 2) and the V_{LCD} voltage generator, if used, produces the V_{LCD} voltage programmed in register V_B.

Remark: If internally generated V_{LCD} must not be lower than V_{DD} (V_{DD} \leq 4 V)

10.4 IB

Icon blink control is independent of the cursor/character blink function.

When IB = logic 0 icon blink is disabled. Icon data is stored in CGRAM character 0 to 2 ($3 \times 8 \times 5 = 120$ bits for 120 icons).

When IB = logic 1 icon blink is enabled. In this case each icon is controlled by two bits. Blink consists of two half phases (corresponding to the cursor on and off phases called even and odd phases hereafter).


Icon states for the even phase are stored in CGRAM characters 0 to 2 ($3 \times 8 \times 5 = 120$ bits for 120 icons). These bits also define icon state when icon blink is not used.

Icon states for the odd phase are stored in CGRAM character 4 to 6 (another 120 bits for the 120 icons). When icon blink is disabled CGRAM characters 4 to 6 may be used as normal CGRAM characters.

PCF2113x

Table 9 Blink effect for icons and cursor character blink

PARAMETER	EVEN PHASE	ODD PHASE
Cursor underline	on	off
Cursor character blink	block (all on)	normal (display character)
Icons	state 1: CGRAM character 0 to 2	state 2: CGRAM character 4 to 6



CGRAM data bit = logic 1 turns the icon on, data bit = logic 0 turns the icon off.

Data in character codes 0 to 2 define the icon-states when icon blink is disabled or during the even phase when icon blink is enabled. Data in character codes 4 to 6 define the icon-state during the odd phase when icon blink is enabled (not used for icons when icon blink is disabled).

Fig.17 CGRAM to icon mapping.

10.5 Normal/Icon mode operation

IM	CONDITION	V _{LCD}
0	character mode	generates V _A
1	icon mode	generates V _B

10.6 Screen configuration

L: default is L = logic 0.

L = logic 0: the two halves of a split screen are connected in a standard way i.e. column 1/61, 2/62 to 60/120.

L = logic 1: the two halves of a split screen are connected in a mirrored way i.e. column 1/120, 2/119 to 60/61. This allows single layer PCB or glass layout.

10.7 Display configuration

P, Q: default is P, Q = logic 0.

P = logic 1 mirrors the column data.

Q = logic 1 mirrors the row data.

10.8 TC1, TC2

Default is TC1, TC2 = logic 0. This selects the default temperature coefficient for the internally generated V_{LCD}. TC1,TC2 = 10,01 and 11 selects alternative temperature coefficients 1, 2 and 3 respectively.

10.9 Set V_{LCD}

 V_{LCD} value is programmed by instruction. Two on-chip registers hold V_{LCD} values for character mode and icon mode respectively (V_A and V_B). The generated V_{LCD} value is independent of V_{DD} , allowing battery operation of the chip. V_B must be programmed to FF in character mode (i.e. using V_A) and V_A must be programmed to 00 in icon mode.

Note: If internally generated V_{LCD} must not be lower than $V_{\text{DD}}.$

Note: $V_{DD} \le 4V$

V_{LCD} programming:

- 1. send 'Function set' instruction with H = 1
- 2. send 'Set V_{LCD}' instruction to write to voltage register:
 - a) DB7, DB6 = 10: DB5 to DB0 are V_{LCD} of character mode (V_A)
 - b) DB7, DB6 = 11: DB5 to DB0 are V_{LCD} of icon mode (V_B)
 - c) DB5 to DB0 = 000000 switches V_{LCD} generator off (when selected)
 - d) During 'display off' and power-down V_{LCD} generator is also disabled
- 3. send 'Function set' instruction with H = 0 to resume normal programming.

10.10 Reducing current consumption

Reducing current consumption can be achieved by one of the options mentioned in Table 10.

Table 10 Reducing current consumption

ORIGINAL MODE	ALTERNATIVE MODE
Character mode	icon mode (control bit IM)
Display on	display off (control bit D)

When V_{LCD} lies outside the V_{DD} range and must be generated, it is usually more efficient to use the on-chip generator than an external regulator.

Table 11 Use of the V_A and V_B registers

MODE	V _A	V _B
Normal operation	V _{LCD} character mode	V_{LCD} icon mode

11 INTERFACE TO MICROCONTROLLER (PARALLEL INTERFACE)

The PCF2113x can send data in either two 4-bit operations or one 8-bit operation and can thus interface to 4-bit or 8-bit microcontrollers.

In 8-bit mode data is transferred as 8-bit bytes using the 8 data lines DB7 to DB0. Three further control lines E, RS, and R/\overline{W} are required. See Chapter 7.

In 4-bit mode data is transferred in two cycles of 4 bits each using pins DB7 to DB4 for transaction. The higher order bits (corresponding to DB7 to DB4 in 8-bit mode) are sent in the first cycle and the lower order bits (DB3 to DB0 in 8-bit mode) in the second. Data transfer is complete after two 4-bit data transfers. Note that two cycles are also required for the Busy Flag check. 4-bit operation is selected by instruction. See Figs 14 to 17 for examples of bus protocol.

In 4-bit mode pins DB3 to DB0 must be left open-circuit. They are pulled up to V_{DD} internally.

12 INTERFACE TO MICROCONTROLLER (I²C-BUS INTERFACE)

12.1 Characteristics of the I²C-bus

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a Serial Clock Line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

12.2 I²C-bus protocol


Before any data is transmitted on the I²C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure. The I²C-bus configuration for the different PCF2113x read and write cycles is shown in Figs 23 and 24. The slow down feature of the I²C-bus protocol (receiver holds SCL low during internal operations) is not used in the PCF2113x.


12.3 Definitions


- Transmitter: the device which sends the data to the bus
- Receiver: the device which receives the data from the bus
- Master: the device which initiates a transfer, generates clock signals and terminates a transfer
- Slave: the device addressed by a master
- Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message
- Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
- Synchronization: procedure to synchronize the clock signals of two or more devices.


PCF2113x

Product specification












Philips Semiconductors

Product specification







PCF2113x

13 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	supply voltage	-0.5	+6.5	V
V _{LCD}	LCD supply voltage	-0.5	+7.5	V
VI	input voltage OSC, RS, R/\overline{W} , E and DB7 to DB0	-0.5	V _{DD} + 0.5	V
Vo	output voltage R1 to R18, C1 to C60 and V_{LCD}	-0.5	V _{LCD} + 0.5	V
li -	DC input current	–10	+10	mA
I _O	DC output current	–10	+10	mA
I _{DD} , I _{SS} , I _{LCD}	V_{DD} , V_{SS} or V_{LCD} current	-50	+50	mA
P _{tot}	total power dissipation	-	400	mW
Po	power dissipation per output	-	100	mW
T _{stg}	storage temperature	-65	+150	°C

14 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

PCF2113x

15 DC CHARACTERISTICS

 V_{DD} = 1.8 to 4.0 V (external V_{LCD}: V_{DD} = 1.8 to 5.5 V); V_{SS} = 0 V; V_{LCD} = 2.2 to 6.5 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies			•	1	•	I
V _{DD}	supply voltage	internal V _{LCD} generation	1.8	_	4.0	V
V _{DD}	supply voltage	external V _{LCD}	1.8	-	5.5	V
V _{LCD}	LCD supply voltage		2.2	_	6.5	V
I _{SS}	supply current, external V _{LCD}	note 1				
I _{SS1}	supply current 1		_	60	120	μA
I _{SS3}	supply current 3	$V_{DD} = 3 V; V_{LCD} = 5 V;$ note 2	-	45	80	μA
I _{SS4}	supply current 4 (icon mode)	$V_{DD} = 3 \text{ V}; V_{LCD} = 2.5 \text{ V};$ note 2	-	25	45	μA
I _{SS5}	supply current 5 (power-down mode)	$V_{DD} = 3 V; V_{LCD} = 2.5 V;$ DB7 to DB0, RS, R/W = 1; OSC = 0; PD = 1	_	0.5	5	μA
I _{SS}	supply current, internal V _{LCD}	notes 1, 3				
I _{SS6}	supply current 6		_	200	400	μA
I _{SS8}	supply current 8	$V_{DD} = 3 V; V_{LCD} = 5 V;$ note 2	-	200	400	μA
I _{SS9}	supply current 9 (icon mode)	$V_{DD} = 3 \text{ V}; V_{LCD} = 2.5 \text{ V};$ note 2	-	100	-	μA
V _{POR}	Power-on reset voltage level	note 4	_	1.3	1.6	V
Logic		•	1	1	•	1
V _{IL1}	LOW level input voltage T1, E, RS, R/W, DB[70] and SA0		0	-	0.3V _{DD}	V
V _{IH1}	HIGH level input voltage T1, E, RS, R/W, DB[70] and SA0		0.7V _{DD}	_	V _{DD}	V
V _{IL(PD)}	LOW level input voltage PD		0	_	0.2V _{DD}	V
V _{IH(PD)}	HIGH level input voltage PD		0.8V _{DD}	-	V _{DD}	V
V _{IL(osc)}	LOW level input voltage OSC		0	_	V _{DD} – 1.5	V
V _{IH(osc)}	HIGH input voltage OSC		V _{DD} - 0.1	-	V _{DD}	V
I _{OL(DB)}	LOW level output current DB[70]	V _{OL} = 0.4 V; V _{DD} = 5 V	1.6	4	-	mA
I _{OH(DB)}	HIGH level output current DB[70]	V _{OH} = 4 V; V _{DD} = 5 V	-1.0	-	-	mA
I _{pu}	pull-up current DB[70]	$V_{I} = V_{SS}$	0.04	0.15	1	μA
I _{L1}	leakage current OSC, E, RS, R/\overline{W} , DB[70] and SA0	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1.0	_	+1.0	μA

PCF2113x

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
l ² C-bus				-	•	-
SDA AND S	SCL					
V _{IL2}	LOW level input voltage		0	-	0.3V _{DD}	V
V _{IH2}	HIGH level input voltage		0.7V _{DD}	-	5.5	V
I _{L2}	input leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Ci	input capacitance	note 5	-	-	10	pF
I _{OL(SDA)}	LOW level output current (SDA)	$V_{OL} = 0.4 \text{ V}; V_{DD} = 5 \text{ V}$	3	_	-	mA
LCD output	uts					
R _{ROW}	row output resistance R1 to R18	note 6	-	10	30	kΩ
R _{COL}	column output resistance C1 to C60	note 6	-	15	40	kΩ
V _{tol1}	bias voltage tolerance R1 to R18 and C1 to C60	note 7	-	20	130	mV
V _{tol2a}	V _{LCD} tolerance	$T_{amb} = 25 \text{ °C}; V_{LCD} < 3 \text{ V};$ note 3	_	-	200	mV
V _{tol2b}	V _{LCD} tolerance	$T_{amb} = 25 \text{ °C}; V_{LCD} < 4 \text{ V};$ note 3	-	-	350	mV
V _{tol2c}	V _{LCD} tolerance	$T_{amb} = 25 \text{ °C}; V_{LCD} < 5 \text{ V};$ note 3	-	-	400	mV
TC0	V _{LCD} temperature coefficient 0	note 8	_	-7.6	-	mV/K
TC1	V _{LCD} temperature coefficient 1	note 8	-	-8.4	-	mV/K
TC2	V _{LCD} temperature coefficient 2	note 8	-	-10.4	-	mV/K
TC3	V _{LCD} temperature coefficient 3	note 8	-	-12.4	-	mV/K

Notes

- 1. LCD outputs are open-circuit; inputs at V_{DD} or $V_{\text{SS}};$ bus inactive.
- 2. $T_{amb} = 25 \ ^{\circ}C$; $f_{OSC} = 200 \ kHz$.
- 3. LCD outputs are open-circuit; HV generator is on; load current I_{VLCD} (at V_{LCD}) = 5 μ A.
- 4. Resets all logic when $V_{DD} < V_{POR}$; 3 OSC clock cycles required.
- 5. Tested on sample basis.
- 6. Resistance of output terminals (R1 to R18 and C1 to C60) with a load current of 20 μ A; outputs measured one at a time; external V_{LCD}.
- 7. LCD outputs open-circuit; external V_{LCD} .
- 8. Temperature coefficient at V_{OP} = 5.0 V. Typical range ±2 mV/K.

PCF2113x

16 AC CHARACTERISTICS

 V_{DD} = 1.8 to 5.5 V; V_{SS} = 0 V; V_{LCD} = 2.2 – 6.5 V; T_{amb} = –40 to +85 °C; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{FR}	LCD frame frequency (internal clock)	V _{DD} = 5.0 V	45	81	147	Hz
f _{OSC}	oscillator frequency (not available at any pin)		140	250	450	kHz
f _{OSC}	external clock frequency		140	_	450	kHz
toscst	oscillator start-up time after power-down		-	200	300	μs
Bus timing	g characteristics: parallel interface; note 1	·			•	•
WRITE OF	PERATION (WRITING DATA FROM MICROCONTROLLE	к то PCF2113x)				
T _{cy}	enable cycle time		500	_	-	ns
PW _{EH}	enable pulse width		220	_	_	ns
t _{ASU}	address set-up time		50	-	_	ns
t _{AHD}	address hold time		25	_	_	ns
t _{DSW}	data set-up time		60	_	_	ns
t _{HD}	data hold time		25	_	_	ns
READ OPI	ERATION (READING DATA FROM PCF2113X TO MIC	ROCONTROLLER)	•		•	•
T _{cy}	enable cycle time		500	_	-	ns
PW _{EH}	enable pulse width		220	_	_	ns
t _{ASU}	address set-up time		50	_	_	ns
t _{AH}	address hold time		25	_	-	ns
t _{DHD}	data delay time		-	_	150	ns
t _{HD}	data hold time		20	_	100	ns
Timing ch	aracteristics: I ² C-bus interface; note 1				ī	
f _{SCL}	SCL clock frequency		-	_	400	kHz
t _{LOW}	SCL clock low period		1.3	-	_	μs
t _{HIGH}	SCL clock high period		0.6	_	-	μs
t _{SU;DAT}	data set-up time		100	-	_	ns
t _{HD;DAT}	data hold time		0	_	-	ns
t _r	SCL, SDA rise time		-	_	300	ns
t _f	SCL, SDA fall time		-	_	300	ns
C _B	capacitive bus line load		-	-	400	pF
t _{SU;STA}	set-up time for a repeated START condition		0.6	_	_	μs
t _{HD;STA}	START condition hold time		0.6	_	_	μs
t _{su;sтo}	set-up time for STOP condition		0.6	_	_	μs
t _{SW}	tolerable spike width on bus		_	-	50	ns


Note

1. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .

PCF2113x


17 TIMING CHARACTERISTICS








PCF2113x

18 APPLICATION INFORMATION









PCF2113x

18.1 8-bit operation, 1-line display using internal reset

Table 13 shows an example of a 1-line display in 8-bit operation. The PCF2113x functions must be set by the 'function set' instruction prior to display. Since the DDRAM can store data for 80 characters, the RAM can be used for advertising displays when combined with display shift operation. Since the display shift operation changes display position only and DDRAM contents remain unchanged, display data entered first can be displayed when the 'return home' operation is performed.

18.2 4-bit operation, 1-line display using internal reset

The program must set functions prior to 4-bit operation. Table 12 shows an example. When power is turned on, 8-bit operation is automatically selected and the PCF2113x attempts to perform the first write as an 8-bit operation. Since nothing is connected to DB0 to DB3, a rewrite is then required. However, since one operation is completed in two accesses of 4-bit operation, a rewrite is required to set the functions (see Table 12 step 3).

Thus, DB4 to DB7 of the 'function set' are written twice.

18.3 8-bit operation, 2-line display

For a 2-line display, the cursor automatically moves from the first to the second line after the 40th digit of the first line has been written. Thus, if there are only 8 characters in the first line, the DDRAM address must be set after the eighth character is completed (see Table 5). Note that both lines of the display are always shifted together; data does not shift from one line to the other.

18.4 I²C operation, 1-line display

A control byte is required with most instructions (see Table 16).

STEP			INSTR	UCTIO	N		DISPLAY	OPERATION
1		r supply iternal re	•		is initial	ized by		initialized; no display appears
2	functi	on set						
	RS	R/W	DB7	DB6	DB5	DB4		sets to 4-bit operation; in this instance operation
	0	0	0	0	1	0		is handled as 8-bits by initialization and only this instruction completes with one write
3	functi	on set						
	0	0	0	0	1	0		sets to 4-bit operation, selects 1-line display and
	0	0	0	0	0	0		$V_{LCD} = V_0$; 4-bit operation starts from this point and resetting is needed
4	displa	ay on/off	control					
	0	0	0	0	0	0	_	turns on display and cursor; entire display is
	0	0	1	1	1	0		blank after initialization
5	entry	mode s	et					
	0	0	0	0	0	0		sets mode to increment the address by 1 and to
	0	0	0	1	1	0		shift the cursor to the right at the time of write to the DD/CGRAM; display is not shifted
6	'write	data' to	CGRA	M/DDRA	٨M			
	1	0	0	1	0	1	P_	writes 'P'; the DDRAM has already been
	1	0	0	0	0	0		selected by initialization at power-on; the cursor is incremented by 1 and shifted to the right

Table 12 4-bit operation, 1-line display example; using internal reset

STEP				II	NSTRU	JCTIO	Ν				DISPLAY	OPERATION
1	powe funct	er supp tion)	oly on (PCF2	113x is	initiali	zed by	the in	ternal	reset		initialized; no display appears
2	func	tion se	t									
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		sets to 8-bit operation, selects 1-line display and
	0	0	0	0	1	1	0	0	0	0		$V_{LCD} = V_0$
3	displ	ay mo	de on/	off con	trol							
	0	0	0	0	0	0	1	1	1	0	-	turns on display and cursor; entire display is blank after initialization
4	entry	/ mode	set									
	0	0	0	0	0	0	0	1	1	0	_	sets mode to increment the address by 1 and to shift the cursor to the right at the time of the write to the DD/CGRAM; display is not shifted
5	'write	e data'	to CG	RAM/D	DRA	Л						
	1	0	0	1	0	1	0	0	0	0	P_	writes 'P'; the DDRAM has already been selected by initialization at power-on; the cursor is incremented by 1 and shifted to the right
6	'write	e data'	to CG	RAM/D	DRA	N						
	1	0	0	1	0	0	1	0	0	0	PH_	writes 'H'
7 to 11											l	
											I	
12	'write	e data'	to CG	RAM/D	DRA	N						
	1	0	0	1	0	1	0	0	1	1	PHILIPS_	writes 'S'
13	entry	/ mode	set									
	0	0	0	0	0	0	0	1	1	1	PHILIPS_	sets mode for display shift at the time of write
14	'write	e data'	to CG	RAM/D	DRAN	N						
	1	0	0	0	1	0	0	0	0	0	HILIPS _	writes space
15	'write	e data'										
	1	0	0	1	0	0	1	1	0	1	ILIPS M_	writes 'M'
16												
											I	

1997 Apr 04

43

Product specification

PCF2113x

Philips Semiconductors

LCD controller/driver

STEP					INSTR	RUCTI	ON				DISPLAY	OPERATION
17	'write	e data	' to C	GRAM	/DDR/	۹M						
	1	0	0	1	0	0	1	1	1	1	MICROKO_	writes 'O'
18	curs	or/disp	olay sl	nift								
	0	0	0	0	0	1	0	0	0	0	MICROK <u>O</u>	shifts only the cursor position to the left
19	curs	or/disp	olay sl	nift								
	0	0	0	0	0	1	0	0	0	0	MICRO <u>K</u> O	shifts only the cursor position to the left
20	'write	e data	' to C	GRAM	/DDR/	٩M						
	1	0	0	1	0	0	0	0	1	1	ICROC <u>O</u>	writes 'C' correction; the display moves to the left
21	curs	or/disp	olay sl	nift								
	0	0	0	0	0	1	1	1	0	0	MICROC <u>O</u>	shifts the display and cursor to the right
22	curs	or/disp	olay sl	nift								
	0	0	0	0	0	1	0	1	0	0	MICROCO_	shifts only the cursor to the right
23	'write	e data	' to C	GRAM	/DDR/	۹M						
	1	0	0	1	0	0	1	1	0	1	ICROCOM_	writes 'M'
24											I	
											I	
												1
25	retur	n hon	ne									
	0	0	0	0	0	0	0	0	1	0	<u>P</u> HILIPS M	returns both display and cursor to the original position (address 0)

44

PCF2113x

Philips Semiconductors

Philips	
Semiconductors	

Product specification

PCF2113x

Table 14 8-bit operation, 1-line display and icon example; using internal reset (character set 'A')

STEP				II	NSTRU	JCTIO	N				DISPLAY	OPERATION
1		er supp tion)	oly on (PCF2	113x is	initiali	zed by	the in	ternal	reset		initialized; no display appears
2	func	tion se	t									
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		sets to 8-bit operation, selects 1-line display and
	0	0	0	0	1	1	0	0	0	0		$V_{LCD} = V_0$
3	disp	lay mo	de on/	off con	trol							
	0	0	0	0	0	0	1	1	1	0	_	turns on display and cursor; entire display is blank after initialization
4	entr	y mode	e set									
	0	0	0	0	0	0	0	1	1	0	_	sets mode to increment the address by 1 and to shift the cursor to the right at the time of the write to the DD/CGRAM; display is not shifted
5	set (CGRA	V addr	ess								
	0	0	0	1	0	0	0	0	0	0	_	sets the CGRAM address to position of character 0; the CGRAM is selected
6	'writ	e data'	to CG	RAM/D	DRA	Л						
	1	0	0	0	0	0	1	0	1	0	_	writes data to CGRAM for icon even phase; icons appears
7												
8	set (CGRA	VI addr	ess								
	0	0	0	1	1	1	0	0	0	0	_	sets the CGRAM address to position of character 4; the CGRAM is selected
9	'writ	e data'	to CG	RAM/D	DRA	N						
	1	0	0	0	0	0	1	0	1	0	_	writes data to CGRAM for icon odd phase
10												
11	func	tion se	t								-	
	0	0	0	0	1	1	0	0	0	1	_	sets H = 1
12	icon	contro	bl									
	0	0	0	0	0	0	1	0	1	0	_	icons blink
13	func	tion se	t									
	0	0	0	0	1	1	0	0	0	1	_	sets H = 0

45

STEP					INST	RUCTI	ON				DISPLAY	OPERATION
14	set	DDRA	M add	ress								
	0	0	1	0	0	0	0	0	0	0		sets the DDRAM address to the first position; DDRAM is selected
15	'writ	te data	' to C	GRAM	/DDR/	٩M						
	1	0	0	1	0	1	0	0	0	0	P_	writes 'P'; the cursor is incremented by 1 and shifted to the right
16	'writ	te data	' to C	GRAM	/DDR/	٩M						
	1	0	0	1	0	0	1	0	0	0	PH_	writes 'H'
17 to 20												
											Ι	
21	retu	rn hon	ne									
	0	0	0	0	0	0	0	0	1	0	<u>P</u> HILIPS	returns both display and cursor to the original position (address 0)

Philips Semiconductors

Product specification

Table 15 8-bit operation, 2-line display example; using internal reset

STEP				I	NSTR	UCTIO	N				DISPLAY	OPERATION
1		er supp tion)	oly on ((PCF2	113x is	initial	ized by	/ the ir	iternal	reset		initialized; no display appears
2	func	tion se	t									sets to 8-bit operation; selects 2-line display and voltage generator off
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
	0	0	0	0	1	1	1	0	0	0		
3	disp	lay on/	off cor	itrol							_	turns on display and cursor; entire display is blank after initialization
	0	0	0	0	0	0	1	1	1	0		
4	entry	y mode	e set								_	sets mode to increment the address by 1 and to shift the cursor to the right at the time of write to the CG/DDRAM; display is not shifted
	0	0	0	0	0	0	0	1	1	0		
5	'writ	e data'	to CG	RAM/[DDRA	M					P_	writes 'P'; the DDRAM has already been selected by initialization at power-on; the cursor is incremented by 1 and shifted to the right
	1	0	0	1	0	1	0	0	0	0		
6 to 10											 	
11	'writ	e data'	to CG	RAM/[DDRA	M					PHILIPS_	writes 'S'
	1	0	0	1	0	1	0	0	1	1		
12	set [DDRAN	/I addr	ess							PHILIPS	sets DDRAM address to position the cursor at the head of the 2nd line
	0	0	1	1	0	0	0	0	0	0	_	
13	'writ	e data'	to CG	RAM/	DDRA	М					PHILIPS	writes 'M'
	1	0	0	1	0	0	1	1	0	1	M_	
14 to 19												•
											Ι	
											I	

LCD controller/driver

Philips Semiconductors

Product specification

PCF2113x

47

STEP					INST	RUCT	ON				DISPLAY	OPERATION
20	'writ	te data	a' to C	GRAM	I/DDR/	٩M						writes 'O'
											PHILIPS	
	1	0	0	1	0	0	1	1	1	1	MICROCO_	
21	'writ	te data	a' to C	GRAM	I/DDR	٩M						sets mode for display shift at the time of write
											PHILIPS	
	0	0	0	0	0	0	0	1	1	1	MICROCO_	
22	'writ	te data	a' to C	GRAM	I/DDR/	٩M						writes 'M'; display is shifted to the left; the first and second
											HILIPS	lines shift together
	1	0	0	1	0	0	1	1	0	1	ICROCOM_	
23												
											I	
24	retu	rn hor	ne									returns both display and cursor to the original position
											PHILIPS	(address 0)
	0	0	0	0	0	0	0	0	1	0	MICROCOM	

1997 Apr 04

48

Product specification

PCF2113x

Philips Semiconductors

LCD controller/driver

Philips Semiconductors

LCD controller/driver

Product specification

PCF2113x

Table 16 Example of I²C operation; 1-line display (using internal reset, assuming SA0 = V_{SS}; note 1)

STEP				l ²	СВҮТ	ΓE				DISPLAY	OPERATION
1	I ² C st	tart									initialized; no display appears
2	slave	addre	ss for	write							
	SA6	SA5	SA4	SA3	SA2	SA1	SA0	R/W	Ack		during the acknowledge cycle SDA will be pulled-down by the
	0	1	1	1	0	1	0	0	1		PCF2113x
3	send	a cont	rol byt	e for 'f	unctio	n seť					
	Co	RS	0	0	0	0	0	0	Ack		control byte sets RS for following data bytes
	0	0	0	0	0	0	0	0	1		
4	functi	on set									
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack		selects 1-line display and $V_{LCD} = V_0$; SCL pulse during
	0	0	1	Х	0	0	0	0	1		acknowledge cycle starts execution of instruction
5	displa	ay on/o	off con	trol						_	
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack		turns on display and cursor; entire display shows character 20H
	0	0	0	0	1	1	1	0	1		(blank in ASCII-like character sets)
6	entry	mode	set							_	
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack		sets mode to increment the address by 1 and to shift the cursor
	0	0	0	0	0	1	1	0	1		to the right at the time of write to the DDRAM or CGRAM; display is not shifted
7	I ² C st	tart								_	
											for writing data to DDRAM, RS must be set to 1; therefore a control byte is needed
8	slave	addre	ss for	write						_	
	SA6	SA5	SA4	SA3	SA2	SA1	SA0	R/W	Ack		
	0	1	1	1	0	1	0	0	1		
9	send	a cont	rol byt	e for '	write d	ata'				_	
	Co	RS	0	0	0	0	0	0	Ack		
	0	1	0	0	0	0	0	0	1		
10	'write	data'	to DDI	RAM							
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack		writes 'P'; the DDRAM has been selected at power-up; the
	0	1	0	1	0	0	0	0	1	P_	cursor is incremented by 1 and shifted to the right

49

STEP				²	CBY	ГЕ				DISPLAY	OPERATION
11	'write	data'	to DD	RAM							
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack		writes 'H'
	0	1	0	0	1	0	0	0	1	PH_	
12 to 15											
										1	
										· ·	
16	'write	data'	to DD	RAM							
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack		writes 'S'
	0	1	0	1	0	0	1	1	1	PHILIPS_	
17			C stop) I ² C s	tart + s	slave a	addres	s for w	rite		
	L.	tep 8)								PHILIPS_	
18		ol byte									
	Co	RS	0	0	0	0	0	0	Ack		
	1	0	0	0	0	0	0	0	1	PHILIPS_	
19	retur	n hom	е								
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack		sets DDRAM address 0 in Address Counter (also returns shifted
	0	0	0	0	0	0	1	0	1	<u>P</u> HILIPS	display to original position; DDRAM contents unchanged); this instruction does not update the Data Register (DR)
20	l ² C s	tart								<u>P</u> HILIPS	
21	slave	addre	ess for	read							
	SA6	SA5	SA4	SA3	SA2	SA1	SA0	R/W	Ack		during the acknowledge cycle the content of the DR is loaded
	0	1	1	1	0	1	0	1	1	P <u>H</u> ILIPS	into the internal I ² C interface to be shifted out; in the previous
											instruction neither a 'set address' nor a 'read data' has been performed; therefore the content of the DR was unknown. The
											R/W has to be set to 1 while still in I^2 C-write mode.
22	contr	ol byte	e for re	ad							
	Co	RS	0	0	0	0	0	0	Ack		DDRAM content will be read from following instructions
	0	1	1	0	0	0	0	0	1	<u>P</u> HILIPS	

1997 Apr 04

50

Product specification

PCF2113x

Philips Semiconductors

LCD controller/driver

STEP	I ² C BYTE	DISPLAY	OPERATION	
23	'read data': 8 × SCL + master acknowledge; note 2			
	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack		$8 \times$ SCL; content loaded into interface during previous	
		PHILIPS	acknowledge cycle is shifted out over SDA; MSB is DB7; durin master acknowledge content of DDRAM address 01 is loaded into the I ² C interface	
24	'read data': $8 \times SCL$ + master acknowledge; note 2			
	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack		$8 \times SCL$; code of letter 'H' is read first; during master	
	0 1 0 0 1 0 0 0	PHI <u>L</u> IPS	acknowledge code of 'I' is loaded into the I ² C interface	
25	'read data': $8 \times SCL$ + no master acknowledge; note 2			
	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack		no master acknowledge; after the content of the I ² C interface	
	0 1 0 0 1 0 0 1 1	PHI <u>L</u> IPS	register is shifted out no internal action is performed; no new data is loaded to the interface register, Data Register (DR) is not updated, Address Counter (AC) is not incremented and cursor is not shifted	
26	I ² C stop	PHI <u>L</u> IPS		

Notes

1997 Apr 04

- 1. X = don't care. <u>σ</u>
 - 2. SDA is left at high-impedance by the microcontroller during the read acknowledge.

LCD controller/driver

Product specification

Table 17	Initialization by instruction	n, 8-bit interface (note 1)
----------	-------------------------------	-----------------------------

	STEP power-on or unknown state									DESCRIPTION	
powe											
wait	2 ms aft	ter V _{DD}	rises a	bove V	POR						
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	BF cannot be checked before this instruction	
0	0	0	0	1	1	Х	Х	Х	Х	function set (interface is 8 bits long)	
	0										
wait	2 ms				1						
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	BF cannot be checked before this instruction	
0	0	0	0	1	1	Х	Х	Х	Х	function set (interface is 8 bits long)	
wait	more the	an 40 µ	เร								
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	BF cannot be checked before this instruction	
0	0	0	0	1	1	Х	Х	Х	Х	function set (interface is 8 bits long)	
										BF can be checked after the following instructions; when BF is not checked, the waiting time between instructions is the specified instruction time (see Table 3)	
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	function set (interface is 8 bits long); specify the number of display lines.	
0	0	0	0	1	1	0	М	0	Н		
0	0	0	0	0	0	1	0	0	0	display off	
0	0	0	0	0	0	0	0	0	1	clear display	
0	0	0	0	0	0	0	1	I/D	S	entry mode set	
Initia	lization	ends									

52

1997 Apr 04

Product specification

PCF2113x

Note

1. X = don't care.

Philips Semiconductors

 Table 18
 Initialization by instruction, 4-bit interface; not applicable for I²C-bus operation

STEP						DESCRIPTION		
Power-on or unknown state								
Wait 2 ı	ms after V	_{DD} rises a	above V _P	OR				
RS	R/W	DB7	DB6	DB5	DB4	BF cannot be checked before this instruction		
0	0	0	0	1	1	function set (interface is 8 bits long)		
Wait 2 ı	ms							
RS	R/W	DB7	DB6	DB5	DB4	BF cannot be checked before this instruction		
0	0	0	0	1	1	function set (interface is 8 bits long)		
Wait 40) µs		l					
RS	R/W	DB7	 DB6	DB5	DB4	BF cannot be checked before this instruction		
0	0	0	0	1	1	function set (interface is 8 bits long)		
					BF can be checked after the following instructions; when BF is not checked, the waiting time between instructions is the specified instruction time (see Table 3)			
RS	R/W	DB7	DB6	DB5	DB4	function set (set interface to 4 bits long)		
0	0	0	0	1	0	interface is 8 bits long		
0	0	0	0	1	0	function set (interface is 4 bits long)		
0	0	0	М	0	н	specify number of display lines		
0	0	0	0	0	0			
0	0	1	0	0	0	display off		
0	0	0	0	0	0	clear display		
0	0	0	0	0	1			
0	0	0	0	0	0	entry mode set		
0	0	0	1	I/D	S			
Initializa	ation ends							

Philips Semiconductors

LCD controller/driver

53

1997 Apr 04

Product specification

19 BONDING PAD LOCATIONS




Table 19	Bonding pad locations (dimensions in μm)
	All x/y coordinates are referenced to centre of
	chip (see Fig.32).

SYMBOL	PAD	X	Y
V _{DD1}	1	1811.3	-1547.1
OSC	2	1811.3	-1416.5
PD	3	1811.3	-1285.9
T1	4	1811.3	-1155.3
V _{SS1}	5	1811.3	-1024.7
V _{SS2}	6	1811.3	-822.1
V _{LCD2}	7	1811.3	-633.9
V _{LCD1}	8	1811.3	-446.3
R9	9	1811.3	-264.0
R10	10	1811.3	-144.0
R11	11	1811.3	-24.0
R12	12	1811.3	96.0
R13	13	1811.3	216.0
R14	14	1811.3	336.0
R15	15	1811.3	456.0
R16	16	1811.3	576.0
R18	17	1811.3	696.0
C60	18	1811.3	889.4
C59	19	1811.3	1009.4
C58	20	1811.3	1129.4
C57	21	1811.3	1249.4
C56	22	1811.3	1369.4
C55	23	1811.3	1489.4
C54	24	1811.3	1609.4
C53	25	1536.5	1877.7
C52	26	1416.5	1877.7
C51	27	1296.5	1877.7
C50	28	1176.5	1877.7
C49	29	983.9	1877.7
C48	30	863.9	1877.7
C47	31	743.9	1877.7
C46	32	623.9	1877.7
C45	33	503.9	1877.7
C44	34	383.9	1877.7
C43	35	263.9	1877.7
C42	36	143.9	1877.7
C41	37	23.9	1877.7
C40	38	-96.1	1877.7L

SYMBOL	PAD	X	Y
C39	39	-216.1	1877.7
C38	40	-336.1	1877.7
C37	41	-456.1	1877.7
C36	42	-576.1	1877.7
C35	43	-696.1	1877.7
C34	44	-816.1	1877.7
C33	45	-936.1	1877.7
C32	46	-1056.1	1877.7
C31	47	-1176.1	1877.7
C30	48	-1296.1	1877.7
C29	49	-1488.7	1877.7
C28	50	–1811.3	1609.4
C27	51	-1811.3	1489.4
C26	52	-1811.3	1369.4
C25	53	-1811.3	1249.4
C24	54	–1811.3	1129.4
C23	55	–1811.3	1009.4
C22	56	-1811.3	889.4
C21	57	-1811.3	769.4
C20	58	-1811.3	649.4
C19	59	–1811.3	529.4
C18	60	–1811.3	409.4
C17	61	–1811.3	289.4
C16	62	-1811.3	169.4
C15	63	–1811.3	23.2
C14	64	–1811.3	-96.8
C13	65	–1811.3	-216.8
C12	66	–1811.3	-336.8
C11	67	–1811.3	-456.8
C10	68	–1811.3	-649.4
C9	69	–1811.3	-769.4
C8	70	-1811.3	-889.4
C7	71	-1811.3	-1009.4
C6	72	-1811.3	-1129.4
C5	73	-1811.3	-1249.4
C4	74	-1811.3	-1369.4
C3	75	-1811.3	-1489.4
C2	76	-1811.3	-1609.4


Product specification

LCD controller/driver

SYMBOL	PAD	X	Y
C1	77	-1542.7	-1877.7
R8	78	-1422.4	-1877.7
R7	79	-1302.4	-1877.7
R6	80	-1182.4	-1877.7
R5	81	-1062.4	-1877.7
R4	82	-942.4	-1877.7
R3	83	-822.4	-1877.7
R2	84	-702.4	-1877.7
R1	85	-582.4	-1877.7
R17	86	-462.4	-1877.7
SCL	87	-271.2	-1877.7
SDA	88	-130.2	-1877.7
E	89	74.4	-1877.7
RS	90	205.1	-1877.7
RW	91	335.7	-1877.7
DB7	92	468.8	-1877.7
DB6	93	603.8	-1877.7
DB5	94	738.8	-1877.7
DB4	95	873.8	-1877.7
DB3	96	1008.8	-1877.7
DB2	97	1143.8	-1877.7
DB1	98	1278.8	-1877.7
DB0	99	1413.8	-1877.7
V _{DD2}	100	1546.0	-1877.7
Sign C1		-1518.0	-1387.7
Sign C2		1405.0	1671.3
Sign f		-1491.0	1602.3

PCF2113x

20 PACKAGE OUTLINE



PCF2113x

21 SOLDERING

21.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

21.2 Reflow soldering

Reflow soldering techniques are suitable for all LQFP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

21.3 Wave soldering

Wave soldering is **not** recommended for LQFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices. If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

Even with these conditions, do not consider wave soldering LQFP packages LQFP48 (SOT313-2), LQFP64 (SOT314-2) or LQFP80 (SOT315-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

21.4 Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

PCF2113x

22 DEFINITIONS

Data sheet status						
Objective specification	This data sheet contains target or goal specifications for product development.					
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.					
Product specification This data sheet contains final product specifications.						
Limiting values	Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.						
Application information						

Where application information is given, it is advisory and does not form part of the specification.

23 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

24 PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580/xxx France: 4 Rue du Port-aux-Vins. BP317. 92156 SURESNES Cedex. Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000. Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381 Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22 08007 BARCELONA Tel. +34 3 301 6312. Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2870, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Haves. MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1997

SCA53

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

417067/00/02/pp60

Date of release: 1997 Apr 04

Document order number: 9397 750 01753

Let's make things better.

Internet: http://www.semiconductors.philips.com



